Unfortunately, the listing you're looking for is no longer available.
Similar Listings
Company: Genentech, Inc.
Location: South San Francisco, CA
Position Type: Full Time
Experience: See below for details
Education: See below for details
Senior Research Software Engineer for Genentech, Inc., South San Francisco, CA. Telecommuting is permitted up to 2 days/wk. Req: Master's in Comp Engr, Sci, or Applics, a Phys Sci, Bioengr or Biomed Engr, Bioinformatics, or rltd + 6 yrs exp (or Bachelor's + 8 yrs). Expected salary range for position based on primary loc in CA, is $215,197 to $241,500/yr. Actual pay w/in range determined based on exp, qualifications, geographic loc & other job-rltd factors permitted by law. Discretionary annual bonus may be avail based on individual & Co. performance. Position qualifies for benefits detailed at Benefits: (https://roche.ehr.com/default.ashx?CLASSNAME=splash). Apply: https://applygene.com/202404-110074 (Job ID: 202404-110074) Show more »
Company: Stanford University
Location: Redwood City, CA
Position Type: Full Time
Experience: See below
Education: See below
Stanford University - BI Engineer 2 in Redwood City, CA. May telecommute w/in area of intended employment @ emp’ers discretion. Req: Master’s in CS, ME, EE or rel. deg. & 5 yrs of exp in any occup. in Data warehouse methodology or concepts. Or Bach’s & 7 years of exp. Must poss. 5 yrs. of exp in Data Modeling & designing data warehouse from heterogeneous OLTP sources; Databases, data acquisition, ETL strategies & tools & technologies like Informatica; Oracle database; Data analysis & root cause analysis; ETL exp using Informatica Software; Scripting language like Shell, JavaScript, PL/SQL; & wking on Unix/Linux/Windows Operating systems, Version Control & Office software. $118,100/year - $123,970/year. Send CV and refs to: Nicole Ambayec at business-affairs-hr@stanford.edu. Use reference job code Req#1028/04 Show more »
Company: Lattice Semiconductor
Location: San Jose, CA
Position Type: Full Time
Experience: 3 years
Education: Bachelors in Electrical Engineering or related
Exp to incl: C++, TCL shell, Unix/Linux shell; Data structures/graph algorithms; FPGA SW development based on timing-driven placement algorithm for physical implementation tool; Development on FPGA design flow; Debugging customer design issues with the verification/simulation tools. Ref 2024-2582, email resume to recruiting@latticesemi.com. Show more »