Company: Doss Inc. (formerly Odonata Inc.)
Location: San Francisco, CA
Position Type: Full Time
Experience: 24 mos exp in sw dev
Education: Bachelor’s in CS, CE, or rltd
Proficiency in React, SQL, & JavaScript; Exposure to automation & CI/CD pipelines (Git); Strong knowl in API dev, authentication,& integration; X’lnt comm skills & ability to solve tech problems. Email: rebecca@doss.com, 144 2nd St. STE 100, San Francisco, CA 94105. $130,250/yr.
Similar Listings
Company: Freshworks, Inc.
Location: San Mateo, CA
Position Type: Full Time
Experience: Unspecified
Education: Unspecified
Utilize customer experience domain knowledge and share knowledge with junior team members. Travel within U.S. for customer meetings 1-2 times per month, 2-3 days per trip. Fulltime telecommuting allowed. $168,397/yr. Email res (must reference job code #43027) to resumedropbox@freshworks.com. Show more »
Location: San Mateo, CA
Position Type: Full Time
Experience: Unspecified
Education: Unspecified
Utilize customer experience domain knowledge and share knowledge with junior team members. Travel within U.S. for customer meetings 1-2 times per month, 2-3 days per trip. Fulltime telecommuting allowed. $168,397/yr. Email res (must reference job code #43027) to resumedropbox@freshworks.com. Show more »
Refcode: #IPCSFC00142381
Company: PacerPro, Inc.
Location: San Francisco, CA
Position Type: Full Time
Experience: Completion of College level course in Python programming
Education: Master's Degree- Digital Media Design or closely related field
Analyze program function, track software defects, develop testing programs, design software test plans and procedures. Modify software and correct errors. Salary $96,000 Annual. May telecommute from anywhere in the U.S. Job is at PacerPro, Inc., San Francisco, CA, CA 94111. Send resume to pacerprojobs@gmail.com Show more »
Location: San Francisco, CA
Position Type: Full Time
Experience: Completion of College level course in Python programming
Education: Master's Degree- Digital Media Design or closely related field
Analyze program function, track software defects, develop testing programs, design software test plans and procedures. Modify software and correct errors. Salary $96,000 Annual. May telecommute from anywhere in the U.S. Job is at PacerPro, Inc., San Francisco, CA, CA 94111. Send resume to pacerprojobs@gmail.com Show more »
Refcode: #IPCSFC00144381
Company: Kepler Computing
Location: San Jose, CA
Position Type: Full Time
Experience: See below for details
Education: See below for details
Salary Range: $178,006 to $250,000 Rate of Pay: Employer will pay or exceed the PW as determined by DOL Location: San Jose, CA (Telewrk Permitd) Send Resume to: ta@keplercompute.com Duties: ASIC Engr will: design & characterize circuits on lead process nodes & integrate into chip subsys w/ indust-std place & rte/timing anlys tools; doc specs; perf prototype constructn & checkout; modify & eval designs; devlp sols to probs utilizing formal edu & prof judgmnt; & work cross-funct’ly w/ sys team to integrate ASIC soln results into final prod. Edu/Exp: MS or eq in EE, Elec Mag, ME, Control Sys or rel + 3 yrs exp; or BS or eq in EE, Elec mag, ME, Control Sys or rel + 5 yrs exp: Wrk in ASIC dev cycle creating high-lvl prod specs while wrkg directly w/ ASIC Engr Lead; Wrk w/ SoC (sys on a chip) des, impln & intg w/ ASIC Engr Lead; Design micro-arch & RTL using Sys Verilog RTL to meet pwr targts, perf targts & area targts as defined by prod specs; Deploy var Place & Rte (PnR), Back End & Front End tools: Synopsys ICC/ICC2, Sysnopsys Primetime & Primetime SI, Cadence Birtuoso, Conformal, Verplex, Innologic & Stratus; Prog/script langs: Perl, Python, Tel, CIC++, Shell Script, SKILL Prog & Verilog; Use ind tools for RTL synth, PnR, timing anlys, & layout verif to des, impl, & test ASIC des; Collab w/ Prod Sys team & Prod Leads on des & intg of completed ASIC design into lrgr sys construct; RTL des using Verilog, SysVerilog, VCS,Verdi; Des partitioning, synth, placement, rte & time closure for ASICs' using Cadence/Synopsys tools; & Writing TCL/Python/Perl script to reduce des iterations & improve des prod. Show more »
Location: San Jose, CA
Position Type: Full Time
Experience: See below for details
Education: See below for details
Salary Range: $178,006 to $250,000 Rate of Pay: Employer will pay or exceed the PW as determined by DOL Location: San Jose, CA (Telewrk Permitd) Send Resume to: ta@keplercompute.com Duties: ASIC Engr will: design & characterize circuits on lead process nodes & integrate into chip subsys w/ indust-std place & rte/timing anlys tools; doc specs; perf prototype constructn & checkout; modify & eval designs; devlp sols to probs utilizing formal edu & prof judgmnt; & work cross-funct’ly w/ sys team to integrate ASIC soln results into final prod. Edu/Exp: MS or eq in EE, Elec Mag, ME, Control Sys or rel + 3 yrs exp; or BS or eq in EE, Elec mag, ME, Control Sys or rel + 5 yrs exp: Wrk in ASIC dev cycle creating high-lvl prod specs while wrkg directly w/ ASIC Engr Lead; Wrk w/ SoC (sys on a chip) des, impln & intg w/ ASIC Engr Lead; Design micro-arch & RTL using Sys Verilog RTL to meet pwr targts, perf targts & area targts as defined by prod specs; Deploy var Place & Rte (PnR), Back End & Front End tools: Synopsys ICC/ICC2, Sysnopsys Primetime & Primetime SI, Cadence Birtuoso, Conformal, Verplex, Innologic & Stratus; Prog/script langs: Perl, Python, Tel, CIC++, Shell Script, SKILL Prog & Verilog; Use ind tools for RTL synth, PnR, timing anlys, & layout verif to des, impl, & test ASIC des; Collab w/ Prod Sys team & Prod Leads on des & intg of completed ASIC design into lrgr sys construct; RTL des using Verilog, SysVerilog, VCS,Verdi; Des partitioning, synth, placement, rte & time closure for ASICs' using Cadence/Synopsys tools; & Writing TCL/Python/Perl script to reduce des iterations & improve des prod. Show more »
Refcode: #IPCSFC00144791
- Advertisement -